






3/37







**FIG.\_5** 








1. Exploratory sysnthesis on individual modules meets clock constrains.



2. Violating paths show up when modules are put together

FIG.\_6



Modules A,B and C compiled independently

**FIG.\_7** 





5/37






FIG.\_8




Delay 1<<Delay 2

FIG.\_9



With no combinational logic in RAM's shadow

**FIG.\_10A** 



With combinational logic in RAM's shadow

**FIG.\_10B** 




FIG.\_11




FIG.\_12






FIG.\_13
VEGA FLOW




# Step #1

: Leaf modules A, B and C are synthesized.



#### Step #2

: Module D is synthesized with modules A and B made non-modifiable (don't-touch attributes).



#### Step #3

: Module TOP is synthesized with modules C and D made non-modifiable.





FIG.\_14 : Bottom-up synthesis.





- -External load
- -Driver strength
- -Data arrival time

- -External load
- -Data required arrival time

FIG.\_15 :Characterization.






FIG.\_17 :Default constraints used for initial mapping.






# Step #1

: Constraints are set on top-level module (operating conditions, clock definitions, ect.).



# Step #2

: Constraints are derived on modules C and D.



### Step #3

: Constraints are derived on leaf modules A and B.

**FIG.\_16**: Top-down characterization.









FIG.\_ 18: Results after initial mapping.






**FIG.\_20A**: Broken timing paths




Delay 1<<Delay 2

FIG.\_20B : In the absence of broken timing paths




Modules A, B and C synthesized independently from each other

**FIG.\_20C**: Time budgets.




**FIG.\_21**: Automatic Script Generation






**FIG.\_22**: Hierarchy ungrouping.





Broken timing paths run through modules M2 and M3. Module M1 mixes hierarchy (modules M2 and M3) with logic (cloud C).





M2-M3 timing paths
are now fully
contained in new
modules NEW1.

If modules M2 and M3
are small enough,
the hierarchy can be
dissolved below NEW1.
New module NEW2
encapsulates cloud
of logic C.

**FIG.\_23**: Hierarchy grouping.








FIG.\_24 : Support for design hierarchy re-arrangement



**FIG.\_25**: Module processing order for parallel bottom-up synthesis.



**FIG.\_26**: Database to be used to run VEGA scripts.










FIG.\_27: Script flow implemented by VEGA





**FIG.\_28**: Structure of initial mapping script



: Operations performed on each module by initial mapping




FIG.\_30: Structure of characterization script




FIG.\_31 : Structure of constraints setting on top-level






FIG. \_ 33 : Example of RTL code and equivalent. Hardware view for RTL analysis.





a. VHDL code for a 2-bit register with partial asynchronous reset

FIG.\_34A



Implementation of partial asynchronous reset.






FIG.\_35A: RTL code




**FIG.\_35B**: Synopsys Design Compiler view of the RTL code

Handling of unconnected module input pins by Synopsys Design Compiler.



**FIG.\_36**: Logic synthesis process



**FIG.\_37**: Failing implementation of a latch with clear.






FIG.\_38

: Examples of transforms used for RTL code translation  $% \left( 1,0,0,0\right) =0$ 





**FIG.\_39**: External and internal clocks.



: Process used to map cells that create internal clocks.








FIG.\_41A

: Clock retrieved through using a connected port.




: Clock retrieved through using a connected clock input pin on a RAM.



: Clock retrieved through using a connected net. Retrieving names of new source pins.





(a) Before initial mapping






FIG.\_42

: Example of internal clocks altered through initial mapping




(a) Generic netlist



(a) After making the clock generator a blackbox for VEGA analysis

FIG.\_43

: Handling clock generators with a "backbox\_design" directive.




**FIG.\_44** : Example of buffering tree used for clock distribution

--



35 / 37



**FIG.\_45**: Example of parallel buffers

